A combined space-time multiplex architecture for a stacked smart sensor chip
نویسندگان
چکیده
We present a ne-grain parallel processor architecture which considers particularly the requirements de ned by future 3-dimensional (3D) stacked optoelectronic devices. The architecture concept is well-suited for novel detector arrays which are exploited in data communication applications based on high-speed VCSEL photonic interconnects as well as for optical sensing applications in smart CMOS camera chips. We assume the presence of a two-dimensional optoelectronic interface mounted on top of the stacked device. Such a vertical communication scheme is perfect for the realization of very compact and fast working devices in embedded systems, e.g. in gripper arms of robots.
منابع مشابه
SmartCam: Devices for Embedded Intelligent Cameras
The advent and subsequent popularity of low cost, low power CMOS vision sensors enables us to integrate processing logic on the camera chip itself, thereby creating so-called smart sensors. They have an on-chip SIMD data processing array controlled by an off-chip controller. Smart sensors can execute low-level image processing routines as soon as one or more image lines are converted; they do n...
متن کاملA Low Power Smart Vision System Based on Active Pixel Sensor Integrated with Programmable Neural Processor
A low power smart vision system based on a large format (currently IKxIK) active pixel sensor (APS) integrated with a programmable neural processor for fast vision applications is presented. The concept of building a low power smart vision system is demonstrated by a system design which is composed with an APS sensor, a smart image window handler, and a neural processor. The paper also shows th...
متن کاملSmartCam Design Framework
The last few years have seen the advent of Smart Cameras, surveillance-camera sized devices with onboard programmable logic. Usually, Digital Signal Processors (DSPs) or general-purpose (GP) microprocessors are used, but obviously the specific field of image processing allows for many architectural optimizations, such as the use of single-instruction multiple-data (SIMD) processors for filterin...
متن کاملFocal-Plane Optical Flow Computation by Foveated CNNs
Optical flow computation is instrumental in robot guidance. Optoelectronic smart-pixel sensors for such computation may be realized on a single chip, by making use of a suitable Cellular Neural Network architecture defined on a log-polar space-variant grid. Simulations confirm validity of the filtering system, and possible realizable structures are discussed.
متن کاملCost-aware Topology Customization of Mesh-based Networks-on-Chip
Nowadays, the growing demand for supporting multiple applications causes to use multiple IPs onto the chip. In fact, finding truly scalable communication architecture will be a critical concern. To this end, the Networks-on-Chip (NoC) paradigm has emerged as a promising solution to on-chip communication challenges within the silicon-based electronics. Many of today’s NoC architectures are based...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2006